Xilinx SDAccel Development Environment

March 17, 2015
SDAccel is aimed at building co-processors to accelerate functions such as encryption, search, speech recognition, and image recognition. The basic architecture has a board of UltraScale FPGAs that communicate with the server CPU cores via PCIe and have access to memory. 
A developer can use whatever application code they have, put it in an FPGA, and then that will supplement what the server is doing via PCIe, yet not interfere with existing codebase. In other words, an excellent product with technical features and performance that provide clear and substantial benefits. Judge's Comment.

SDAccel is aimed at building co-processors to accelerate functions such as encryption, search, speech recognition, and image recognition. The basic architecture has a board of UltraScale FPGAs that communicate with the server CPU cores via PCIe and have access to memory. Xilinx says this results in a 20-25X improvement in performance per watt compared to directly using the CPU or GPU and a 50-75X reduction in latency versus a pure software solution.

With SDAccel, software developers can leverage the benefits of FPGAs without having an understanding of the hardware or FPGA place or route. No prior FPGA experience is needed. In addition, Xilinx uses high-level synthesis (HLS) technology so SDAccel is able to support several languages, including C, C++, and Open CL. The SDAccel developer environment incorporates foundational compiler technology used by more than 1000 programmers, Xilinx says. Developers can create high-performance accelerators, optimized for memory, dataflow, and loop pipelining, that are suitable for data center applications including compute search, image recognition, machine learning, transcoding, storage compression, and encryption.

Click here to return to the 2015 Lightwave Innovation Awards page

Sponsored Recommendations

Unveiling the Synergy Between AI and Optical Networking

March 12, 2025
Join us for an engaging discussion with industry experts on the intersection of AI and optics. Moderated by Sean Buckley, editor-in-chief of Lightwave+BTR, this panel will explore...

Transforming the metro network and the evolution of the "Digital Service Provider"

March 4, 2025
Join experts at EXFO and Ekinops in this webinar that will review the evolving metro-centric requirements and the technologies emerging to meet them.

ON TOPIC: Filling Coverage Gaps, Enhancing Public Safety

Jan. 30, 2025
With the ongoing drive to support AI and the need for high-speed data center interconnection, the call for higher-speed 800G optical technology is emerging. Initially focused ...

Innovations Optical Transceivers

March 10, 2025
The continual movement around artificial intelligence (AI) cluster environments is driving new sales of optical transceiver sales and the adoption of linear pluggable optics (...